Extending The Count

- To make the machine be able to adjust control flow based on data requires the ability to modify the PC.
  - So, we need a new MUX for the inputs to the PC, and the sources are $D_3 \sim D_0$ in IR or PC + 1.
  - Also needs some condition to test to know whether the PC needs to load a new value. Here, we use $J_1(J_0 + CR)$ as an example.
- We need a Condition Register (CR) to hold the condition of the ALU.
  - CR is also named status register. It holds a set of status flags for ALU. Common flags include Zero flag (result of ALU was zero), Carry flag (an arithmetic carry or borrow has been generated out of the most significant ALU bit position), Sign flag (result of ALU was negative), and Overflow flag (the result is too large to fit in the register).
  - In this example, we assume CR only has Zero flag. CR is 1 when the result of ALU was zero.
- Need a branching logic for unconditional and conditional jumps to implement a for loop.
- Since the control logic now has the ability to modify the PC’s value based on some condition, we need an additional clock cycle to load the new PC value. So, we assign a Writing Enable (WE) bit to PC.
- Since $D_3 \sim D_0$ in IR can be written in the PC based on some condition, loading an instruction into IR should be in a cycle different from the one the PC’s value can be updated. So, we assign a WE bit to IR and let it be able to fetch a new instruction in the F cycles. PC and
other registers (RA, RB, and CR) can be written in E cycles when the count is executing an instruction.
- We also introduce a Fetch-Execute State Machine Logic to implement the F/E cycles.
- We assume that RA and RB are four bits.